

LF155/LF156/LF157 Series

**Absolute Maximum Ratings**

	LF155A/6A/7A	LF155/6/7	LF355B/6B/7B LF255/6/7 LF355B/6B/7B ±22V	LF355A/6A/7A LF355/6/7 ±18V
Supply Voltage	±22V	±22V		
Power Dissipation (P <sub>D</sub> at 25°C) and Thermal Resistance (θ <sub>jA</sub> ) (Note 1)				
T <sub>J</sub> MAX				
(H and J Package)	150°C	150°C	115°C	115°C
(N Package)			100°C	100°C
(H Package) P <sub>D</sub>	670 mW	670 mW	570 mW	570 mW
θ <sub>jA</sub>	150°C/W	150°C/W	150°C/W	150°C/W
(J Package) P <sub>D</sub>	670 mW	670 mW	570 mW	570 mW
θ <sub>jA</sub>	140°C/W	140°C/W	140°C/W	140°C/W
(N Package) P <sub>D</sub>			500 mW	500 mW
θ <sub>jA</sub>			155°C/W	155°C/W
Differential Input Voltage	±40V	±40V	±40V	±30V
Input Voltage Range (Note 2)	±20V	±20V	±20V	±16V
Output Short Circuit Duration	Continuous	Continuous	Continuous	Continuous
Storage Temperature Range	-65°C to +150°C	-65°C to +150°C	-65°C to +150°C	-65°C to +150°C
Lead Temperature (Soldering, 10 seconds)	300°C	300°C	300°C	300°C

**DC Electrical Characteristics (Note 3)**

SYMBOL	PARAMETER	CONDITIONS	LF155A/6A/7A			LF355A/6A/7A			UNITS
			MIN	TYP	MAX	MIN	TYP	MAX	
V <sub>OS</sub>	Input Offset Voltage	R <sub>S</sub> = 50Ω T <sub>A</sub> = 25°C Over Temperature		1	2		1	2	mV
ΔV <sub>OS</sub> /ΔT	Average TC of Input Offset Voltage	R <sub>S</sub> = 50Ω		3	5		3	5	μV/°C
ΔTC/ΔV <sub>OS</sub>	Change in Average TC with V <sub>OS</sub> Adjust	R <sub>S</sub> = 50Ω (Note 4)		0.5			0.5		μV/°C per mV
I <sub>OS</sub>	Input Offset Current	T <sub>J</sub> = 25°C (Notes 3, 5) T <sub>J</sub> ≤ T <sub>HI</sub> Gm		3	10		3	10	pA
I <sub>B</sub>	Input Bias Current	T <sub>J</sub> = 25°C (Notes 3, 5) T <sub>J</sub> ≤ T <sub>HI</sub> Gm		30	50		30	50	pA
R <sub>IN</sub>	Input Resistance	T <sub>J</sub> = 25°C		10 <sup>12</sup>			10 <sup>12</sup>		Ω
A <sub>VOL</sub>	Large Signal Voltage Gain	V <sub>S</sub> = ±15V T <sub>A</sub> = 25°C V <sub>O</sub> = ±10V R <sub>L</sub> = 2k Over Temperature	50	200		50	200		V/mV
V <sub>O</sub>	Output Voltage Swing	V <sub>S</sub> = ±15V R <sub>L</sub> = 10k V <sub>S</sub> = ±15V R <sub>L</sub> = 2k	±12	±13		±12	±13		V
V <sub>CM</sub>	Input Common Mode Voltage Range	V <sub>S</sub> = ±15V	±10	±12		±10	±12		V
CMRR	Common-Mode Rejection Ratio		85	100		85	100		dB
PSRR	Supply Voltage Rejection Ratio	(Note 6)	85	100		85	100		dB

**AC Electrical Characteristics T<sub>A</sub> = 25°C, V<sub>S</sub> = ±15V**

SYMBOL	PARAMETER	CONDITIONS	LF155A/355A			LF156A/356A			LF157A/357A			UNITS
			MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	
SR	Slew Rate	LF155A/6A, A <sub>V</sub> = 1, LF157A, A <sub>V</sub> = 5	3	5		10	12				V/μs	
GBW	Gain Bandwidth Product			2.5		4	4.5		40	50	MHz	
t <sub>s</sub>	Settling Time to 0.01%	(Note 7)		4			1.5			1.5	μs	
e <sub>n</sub>	Equivalent Input Noise Voltage	R <sub>S</sub> = 100Ω f = 100 Hz f = 1000 Hz		25			15			15	nV√Hz	
i <sub>n</sub>	Equivalent Input Noise Current	f = 100 Hz f = 1000 Hz		0.01			0.01			0.01	pA√Hz	
C <sub>IN</sub>	Input Capacitance			3			3			3	pF	

DC Electrical Characteristics (Note 3)

SYMBOL	PARAMETER	CONDITIONS	LF155/6/7			LF255/6/7 LF355B/6B/7B			LF355/6/7			UNITS
			MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	
V <sub>OS</sub>	Input Offset Voltage	R <sub>S</sub> = 50Ω, T <sub>A</sub> = 25°C Over Temperature		3	5		3	5		3	10	mV
ΔV <sub>OS</sub> /ΔT	Average TC of Input Offset Voltage	R <sub>S</sub> = 50Ω		5	7		5	6.5		5	13	mV
ΔTC/ΔV <sub>OS</sub>	Change in Average TC with V <sub>OS</sub> Adjust	R <sub>S</sub> = 50Ω, (Note 4)		0.5			0.5			0.5		μV/°C
I <sub>OS</sub>	Input Offset Current	T <sub>J</sub> = 25°C, (Notes 3, 5) T <sub>J</sub> ≤ T <sub>HIGH</sub>		3	20		3	20		3	50	pA
I <sub>B</sub>	Input Bias Current	T <sub>J</sub> = 25°C, (Notes 3, 5) T <sub>J</sub> ≤ T <sub>HIGH</sub>		30	100		30	100		30	200	nA
R <sub>IN</sub>	Input Resistance	T <sub>J</sub> = 25°C		10 <sup>12</sup>			10 <sup>12</sup>			10 <sup>12</sup>		Ω
A <sub>VOL</sub>	Large Signal Voltage Gain	V <sub>S</sub> = ±15V, T <sub>A</sub> = 25°C V <sub>O</sub> = ±10V, R <sub>L</sub> = 2k Over Temperature	50	200		50	200		25	200		V/mV
V <sub>O</sub>	Output Voltage Swing	V <sub>S</sub> = ±15V, R <sub>L</sub> = 10k V <sub>S</sub> = ±15V, R <sub>L</sub> = 2k	±12	±13		±12	±13		±12	±13		V
V <sub>CM</sub>	Input Common-Mode Voltage Range	V <sub>S</sub> = ±15V	±11	+15.1		±10	±12		±10	±12		V
CMRR	Common-Mode Rejection Ratio		85	100		85	100		80	100		dB
PSRR	Supply Voltage Rejection Ratio	(Note 6)	85	100		85	100		80	100		dB

DC Electrical Characteristics T<sub>A</sub> = 25°C, V<sub>S</sub> = ±15V

PARAMETER	LF155A/155, LF255, LF355A/355B		LF355		LF156A/156, LF256/356B		LF356A/356		LF157A/157, LF257/357B		LF357A/357		UNITS
	TYP	MAX	TYP	MAX	TYP	MAX	TYP	MAX	TYP	MAX	TYP	MAX	
Supply Current	2	4	2	4	5	7	5	10	5	7	5	10	mA

9

AC Electrical Characteristics T<sub>A</sub> = 25°C, V<sub>S</sub> = ±15V

SYMBOL	PARAMETER	CONDITIONS	LF155/255/ 355/355B	LF156/256, LF356B	LF156/256/ 356/356B	LF157/257, LF357B	LF157/257/ 357/357B	UNITS
			TYP	MIN	TYP	MIN	TYP	
SR	Slew Rate	LF155/6: A <sub>V</sub> = 1, LF157: A <sub>V</sub> = 5	5	7.5	12		30	V/μs
GBW	Gain Bandwidth Product		2.5		5		20	MHz
t <sub>s</sub>	Settling Time to 0.01%	(Note 7)	4		1.5		1.5	μs
e <sub>n</sub>	Equivalent Input Noise Voltage	R <sub>S</sub> = 100Ω f = 100 Hz f = 1000 Hz	26		15		15	nV/√Hz
i <sub>n</sub>	Equivalent Input Current Noise	f = 100 Hz f = 1000 Hz	0.01		0.01		0.01	pA/√Hz
C <sub>IN</sub>	Input Capacitance		3		3		3	pF

**Notes for Electrical Characteristics**

**Note 1:** The maximum power dissipation for these devices must be derated at elevated temperatures and is dictated by  $T_{jMAX}$ ,  $\theta_{jA}$ , and the ambient temperature,  $T_A$ . The maximum available power dissipation at any temperature is  $P_d = (T_{jMAX} - T_A)/\theta_{jA}$  or the 25°C  $P_{dMAX}$ , whichever is less.

**Note 2:** Unless otherwise specified the absolute maximum negative input voltage is equal to the negative power supply voltage.

**Note 3:** Unless otherwise stated, these test conditions apply:

	LF155A/6A/7A LF155/6/7	LF255/6/7	LF355A/6A/7A	LF355B/6B/7B	LF355/6/7
Supply Voltage, $V_S$	$\pm 15V \leq V_S \leq \pm 20V$	$\pm 15V \leq V_S \leq \pm 20V$	$\pm 15V \leq V_S \leq \pm 18V$	$\pm 15V \leq V_S \leq \pm 20V$	$V_S = \pm 15V$
$T_A$	$-65^\circ C \leq T_A \leq +125^\circ C$	$-25^\circ C \leq T_A \leq +85^\circ C$	$0^\circ C \leq T_A \leq +70^\circ C$	$0^\circ C \leq T_A \leq +70^\circ C$	$0^\circ C \leq T_A \leq +70^\circ C$
$T_{HIGH}$	+125°C	+85°C	+70°C	+70°C	+70°C

and  $V_{OS}$ ,  $I_B$  and  $I_{OS}$  are measured at  $V_{CM} = 0$ .

**Note 4:** The Temperature Coefficient of the adjusted input offset voltage changes only a small amount ( $0.5\mu V/^\circ C$  typically) for each mV of adjustment from its original unadjusted value. Common-mode rejection and open loop voltage gain are also unaffected by offset adjustment.


**Note 5:** The input bias currents are junction leakage currents which approximately double for every  $10^\circ C$  increase in the junction temperature,  $T_J$ . Due to limited production test time, the input bias currents measured are correlated to junction temperature. In normal operation the junction temperature rises above the ambient temperature as a result of internal power dissipation,  $P_d$ .  $T_J = T_A + \theta_{jA} P_d$  where  $\theta_{jA}$  is the thermal resistance from junction to ambient. Use of a heat sink is recommended if input bias current is to be kept to a minimum.

**Note 6:** Supply Voltage Rejection is measured for both supply magnitudes increasing or decreasing simultaneously, in accordance with common practice.




**Note 7:** Settling time is defined here, for a unity gain inverter connection using 2 k $\Omega$  resistors for the LF155/6. It is the time required for the error voltage (the voltage at the inverting input pin on the amplifier) to settle to within 0.01% of its final value from the time a 10V step input is applied to the inverter. For the LF157,  $A_V = -5$ , the feedback resistor from output to input is 2 k $\Omega$  and the output step is 10V (See Settling Time Test Circuit, page 9).

**Typical DC Performance Characteristics**










Curves are for LF155, LF156 and LF157 unless otherwise specified.



Typical DC Performance Characteristics (Continued)















Typical AC Performance Characteristics






LF155/LF156/LF157 Series


Typical AC Performance Characteristics (Continued)



Typical AC Performance Characteristics (Continued)




Detailed Schematic




Connection Diagrams (Top Views)

Order Number	Order Number	Order Number
LF155AH	LF156AH	LF157AH
LF155H	LF156H	LF157H
LF255H	LF256H	LF257H
LF355AH	LF356AH	LF357AH
LF355H	LF356H	LF357H

See NS Package H08B



Note 4: Pin 4 connected to case.



Order Number LF355N, LF356N or LF357N  
See NS Package N08A

Order Number LF355J, LF356J or LF357J  
See NS Package J08A

### Application Hints

The LF155/6/7 series are op amps with JFET input devices. These JFETs have large reverse breakdown voltages from gate to source and drain eliminating the need for clamps across the inputs. Therefore large differential input voltages can easily be accommodated without a large increase in input current. The maximum differential input voltage is independent of the supply voltages. However, neither of the input voltages should be allowed to exceed the negative supply as this will cause large currents to flow which can result in a destroyed unit.

Exceeding the negative common-mode limit on either input will cause a reversal of the phase to the output and force the amplifier output to the corresponding high or low state. Exceeding the negative common-mode limit on both inputs will force the amplifier output to a high state. In neither case does a latch occur since raising the input back within the common-mode range again puts the input stage and thus the amplifier in a normal operating mode.

Exceeding the positive common-mode limit on a single input will not change the phase of the output however, if both inputs exceed the limit, the output of the amplifier will be forced to a high state.

These amplifiers will operate with the common-mode input voltage equal to the positive supply. In fact, the common-mode voltage can exceed the positive supply by approximately 100 mV independent of supply voltage and over the full operating temperature range. The positive supply can therefore be used as a reference on an input as, for example, in a supply current monitor and/or limiter.

Precautions should be taken to ensure that the power supply for the integrated circuit never becomes reversed

in polarity or that the unit is not inadvertently installed backwards in a socket as an unlimited current surge through the resulting forward diode within the IC could cause fusing of the internal conductors and result in a destroyed unit.


Because these amplifiers are JFET rather than MOSFET input op amps they do not require special handling.

All of the bias currents in these amplifiers are set by FET current sources. The drain currents for the amplifiers are therefore essentially independent of supply voltage.

As with most amplifiers, care should be taken with lead dress, component placement and supply decoupling in order to ensure stability. For example, resistors from the output to an input should be placed with the body close to the input to minimize "pickup" and maximize the frequency of the feedback pole by minimizing the capacitance from the input to ground.


A feedback pole is created when the feedback around any amplifier is resistive. The parallel resistance and capacitance from the input of the device (usually the inverting input) to ac ground set the frequency of the pole. In many instances the frequency of this pole is much greater than the expected 3 dB frequency of the closed loop gain and consequently there is negligible effect on stability margin. However, if the feedback pole is less than approximately six times the expected 3 dB frequency a lead capacitor should be placed from the output to the input of the op amp. The value of the added capacitor should be such that the RC time constant of this capacitor and the resistance it parallels is greater than or equal to the original feedback pole time constant.

### Typical Circuit Connections



- V<sub>OS</sub> is adjusted with a 25k potentiometer
- The potentiometer wiper is connected to V<sup>+</sup>
- For potentiometers with temperature coefficient of 100 ppm/°C or less the additional drift with adjust is ≈ 0.5 μV/°C/mV of adjustment
- Typical overall drift: 5 μV/°C ± (0.5 μV/°C/mV of adj.)


Driving Capacitive Loads



\* LF155/6 R = 5k  
LF157 R = 1.25k

Due to a unique output stage design, these amplifiers have the ability to drive large capacitive loads and still maintain stability. C<sub>L</sub>(MAX) ≈ 0.01 μF.  
Overshoot ≤ 20%  
Settling time (t<sub>s</sub>) ≈ 5 μs


LF157. A Large Power BW Amplifier



For distortion ≤ 1% and a 20 V<sub>p-p</sub> V<sub>OUT</sub> swing, power bandwidth is: 500 kHz.


Typical Applications

Settling Time Test Circuit




- Settling time is tested with the LF155/6 connected as unity gain inverter and LF157 connected for  $A_V = -5$
- FET used to isolate the probe capacitance
- Output = 10V step
- $A_V = -5$  for LF157

Large Signal Inverter Output,  $V_{OUT}$  (from Settling Time Circuit)



Low Drift Adjustable Voltage Reference




- $\Delta V_{OUT}/\Delta T = \pm 0.002\%/^{\circ}C$
- All resistors and potentiometers should be wire-wound
- P1: drift adjust
- P2:  $V_{OUT}$  adjust
- Use LF155 for
  - ▲ Low  $I_g$
  - ▲ Low drift
  - ▲ Low supply current





Typical Applications (Continued)


Fast Logarithmic Converter



- Dynamic range:  $100 \mu A \leq I_i \leq 1 \text{ mA}$  (5 decades),  $|V_O| = 1V/\text{decade}$
- Transient response:  $3 \mu s$  for  $\Delta I_i = 1 \text{ decade}$
- C1, C2, R2, R3: added dynamic compensation
- $V_{OS}$  adjust the LF156 to minimize quiescent error
- $R_T$ : Tel Labs type Q81 + 0.3%/°C


$$|V_{OUT}| = \left[ 1 + \frac{R_2}{R_T} \right] \frac{kT}{q} \ln V_i \left[ \frac{R_f}{V_{REF} R_i} \right] = \log V_i \frac{1}{R_i I_f} \quad R_2 = 15.7k, R_T = 1k, 0.3\%/^{\circ}C \text{ (for temperature compensation)}$$

Precision Current Monitor



- $V_O = 5 R_1 R_2 (V/\text{mA of } I_i)$
- R1, R2, R3 0.1% resistors
- Use LF155 for
  - ▲ Common-mode range to supply range
  - ▲ Low  $I_B$
  - ▲ Low  $V_{OS}$
  - ▲ Low supply current

8-Bit D/A Converter with Symmetrical Offset Binary Operation




- R1, R2 should be matched within  $\pm 0.05\%$
- Full-scale response time:  $3 \mu s$

$E_O$	B1	B2	B3	B4	B5	B6	B7	B8	COMMENTS
+9.920	1	1	1	1	1	1	1	1	Positive Full-Scale
+0.040	1	0	0	0	0	0	0	0	(+) Zero-Scale
-0.040	0	1	1	1	1	1	1	1	(-) Zero-Scale
-9.920	0	0	0	0	0	0	0	0	Negative Full-Scale


Typical Applications (Continued)

Wide BW Low Noise, Low Drift Amplifier



- Power BW:  $f_{MAX} = \frac{S_r}{2\pi V_p} \approx 240 \text{ kHz}$
- Parasitic input capacitance  $C_1 \approx 3 \text{ pF}$  for LF155, LF156 and LF157 plus any additional layout capacitance) interacts with feedback elements and creates undesirable high frequency pole. To compensate add  $C_2$  such that:  $R_2 C_2 \approx R_1 C_1$ .


Isolating Large Capacitive Loads



- Overshoot 6%
- $t_s \approx 10 \mu\text{s}$
- When driving large  $C_L$ , the  $V_{OUT}$  slew rate determined by  $C_L$  and  $I_{OUT(MAX)}$ :


$$\frac{\Delta V_{OUT}}{\Delta T} = \frac{I_{OUT}}{C_L} \approx \frac{0.02}{0.5} \text{ V}/\mu\text{s} = 0.04 \text{ V}/\mu\text{s} \text{ (with } C_L \text{ shown)}$$

Boosting the LF156 with a Current Amplifier




- $I_{OUT(MAX)} \approx 150 \text{ mA}$  (will drive  $R_L \geq 100\Omega$ )
- $\frac{\Delta V_{OUT}}{\Delta T} = \frac{0.15}{10^{-2}} \text{ V}/\mu\text{s}$  (with  $C_L$  shown)
- No additional phase shift added by the current amplifier

Low Drift Peak Detector



- By adding  $D_1$  and  $R_1$ ,  $V_{D1} = 0$  during hold mode. Leakage of  $D_2$  provided by feedback path through  $R_f$ .
- Leakage of circuit is essentially  $I_b$  (LF155, LF156) plus capacitor leakage of  $C_p$ .
- Diode  $D_3$  clamps  $V_{OUT}$  (A1) to  $V_{IN} - V_{D3}$  to improve speed and to limit reverse bias of  $D_2$ .
- Maximum input frequency should be  $\ll 1/2\pi R_f C_{D2}$  where  $C_{D2}$  is the shunt capacitance of  $D_2$ .


3 Decades VCO



$$f = \frac{V_C (R_8 + R_7)}{[8 V_{PU} R_8 R_1] C} \quad .0 \leq V_C \leq 30V, 10 \text{ Hz} \leq f \leq 10 \text{ kHz}$$

$R_1, R_4$  matched. Linearity 0.1% over 2 decades.

Non-Inverting Unity Gain Operation for LF157




$$R_1 C \geq \frac{1}{(2\pi) (5 \text{ MHz})}$$

$$R_1 = \frac{R_2 + R_S}{4}$$

$$A_V(DC) = 1$$

$$f_{-3 \text{ dB}} \approx 5 \text{ MHz}$$

Inverting Unity Gain for LF157



$$R_1 C \geq \frac{1}{(2\pi) (5 \text{ MHz})}$$

$$R_1 = \frac{R_2}{4}$$

$$A_V(DC) = -1$$

$$f_{-3 \text{ dB}} \approx 5 \text{ MHz}$$