

**ECOLE D'INGENIEURS DE  
GENEVE**

**TRAVAIL DE DIPLOME  
EN ELECTRONIQUE**

**DATA SHEETS**

**PROFESSEUR :**  
**M. DUFOUR**

**CANDIDATS :**  
**PH. BROCCARD**  
**R. LANGMEIER**

# SERIES 54/74 BUFFER AND INTERFACE GATES WITH OPEN-COLLECTOR OUTPUTS



### recommended operating conditions

	54 FAMILY 74 FAMILY	SERIES 54' SERIES 74'						UNIT		
		'06, '07		'16, '17		'26, '33, '38				
		MIN	NOM	MAX	MIN	NOM	MAX	MIN	NOM	MAX
Supply voltage, V <sub>CC</sub>	54 Family 74 Family	4.5 4.75	5 5.25	5.5 4.75	4.5 5	5.5 4.75	4.5 5	5.5 4.75	4.5 5	5.5 5.25
High-level output voltage, V <sub>OH</sub>	54 Family	30		15	15		15		15	
Low-level output current, I <sub>OL</sub>	54 Family 74 Family	30 40	30		30	16		16		48
Operating free-air temperature, T <sub>A</sub>	54 Family 74 Family	0 -55	70	0	70	0	70	0	70	0
										125
										175
										200

### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST FIGURE	TEST CONDITIONS <sup>1</sup>	SERIES 54' SERIES 74'						UNIT		
			'06, '07		'16, '17		'26, '33, '38				
			MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX
V <sub>IH</sub> High-level input voltage	1, 2		2			2			2		
V <sub>IL</sub> Low-level input voltage	1, 2			0.8			0.8			0.8	
V <sub>IK</sub> Input clamp voltage	3	V <sub>CC</sub> - MIN, I <sub>I</sub> = -12 mA			-1.5			-1.5			-1.5
I <sub>OH</sub> High-level output current	1	V <sub>CC</sub> = MIN, V <sub>I</sub> = Δ			250			250			1000
V <sub>OL</sub> Low-level output voltage	2	V <sub>CC</sub> - MIN, V <sub>I</sub> = Δ			0.4			0.4			0.4
I <sub>I</sub> Input current at maximum input voltage	4	V <sub>CC</sub> - MAX, V <sub>I</sub> = 5.5 V			1			1			1
I <sub>IH</sub> High-level input current	4	V <sub>CC</sub> - MAX, V <sub>IH</sub> = 2.4 V			40			40			40
I <sub>IL</sub> Low-level input current	5	V <sub>CC</sub> - MAX, V <sub>IL</sub> = 0.4 V			-1.6			-1.6			-1.6
I <sub>CC</sub> Supply current	7	V <sub>CC</sub> = MAX			-1.6			-1.6			-1.6

<sup>1</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.  
<sup>2</sup> The input voltage is V<sub>IH</sub> = 2 V or V<sub>IL</sub> = V<sub>IH</sub> max, as appropriate. See tables with test figures 1 and 2.  
 See table on next page

6-24


TEXAS INSTRUMENTS  
INCORPORATED  
POST OFFICE BOX 5012 • DALLAS, TEXAS 75222

HEX INVERTER BUFFERS/DRIVERS  
WITH OPEN-COLLECTOR  
HIGH-VOLTAGE OUTPUTS

06

positive logic:  
Y =  $\bar{A}$

See page 6-24



SN5406 (J, W) SN7406 (J, N)

## SERIES 54/74 BUFFER AND INTERFACE GATES WITH OPEN-COLLECTOR OUTPUTS

switching characteristics,  $V_{CC} = 5\text{ V}$ ,  $T_A = 25^\circ\text{C}$

TYPE	TEST CONDITIONS#	$t_{PLH}$ (ns)		$t_{PHL}$ (ns)	
		TYP	MAX	TYP	MAX
'06, '16	$C_L = 15\ \mu\text{F}$ , $R_L = 110\ \Omega$	10	15	15	23
'07, '17		6	10	20	30
'26	$C_L = 15\ \mu\text{F}$ , $R_L = 1\ \text{k}\Omega$	16	24	11	17
'33	$C_L = 50\ \mu\text{F}$ , $R_L = 133\ \Omega$	10	15	12	18
'38	$C_L = 150\ \mu\text{F}$ , $R_L = 133\ \Omega$	15	22	16	24
	$C_L = 4\ \mu\text{F}$ , $R_L = 133\ \Omega$	14	22	11	18


# Load circuit and voltage waveforms are shown on page 3-10.

supply current<sup>†</sup>


TYPE	$I_{CCH}$ (mA)		$I_{CCL}$ (mA)		$I_{CC}$ (mA)	
	TYP	MAX	Total with outputs high	Total with outputs low	Average per gate (50% duty cycle)	
'06, '16	30	48	32	51	5.17	
'07, '17	29	41	21	30	4.17	
'26	4	8	12	22	2.00	
'33	12	21	33	57	5.63	
'38	5	8.5	34	54	4.88	

† Maximum values of  $I_{CC}$  shown are over the recommended operating ranges of  $V_{CC}$  and  $T_A$ ; typical values are at  $V_{CC} = 5\text{ V}$ ,  $T_A = 25^\circ\text{C}$ .

schematics (each gate)




'06, '16 CIRCUITS




CIRCUITS	R1	R2	R3
'26	4 k $\Omega$	1.6 k $\Omega$	1 k $\Omega$
'36	4 k $\Omega$	600 $\Omega$	400 $\Omega$

'26, '36 CIRCUITS



'07, '17 CIRCUITS



'33, '38 CIRCUITS

**TTL  
MSI**

**TYPES SN54LS138, SN54LS139, SN54S138, SN54S139,  
SN74LS138, SN74LS139, SN74S138, SN74S139  
DECODERS/DEMULTIPLEXERS**

BULLETIN NO. DL-S 7611804, DECEMBER 1972--REVISED OCTOBER 1976

- Designed Specifically for High-Speed: Memory Decoders Data Transmission Systems
- 'S138 and 'LS138 3-to-8-Line Decoders Incorporate 3 Enable Inputs to Simplify Cascading and/or Data Reception
- 'S139 and 'LS139 Contain Two Fully Independent 2-to-4-Line Decoders/ Demultiplexers
- Schottky Clamped for High Performance

TYPE	TYPICAL PROPAGATION DELAY (3 LEVELS OF LOGIC)	TYPICAL POWER DISSIPATION
'LS138	22 ns	32 mW
'S138	8 ns	245 mW
'LS139	22 ns	34 mW
'S139	7.5 ns	300 mW

**description**


These Schottky-clamped TTL MSI circuits are designed to be used in high-performance memory-decoding or data-routing applications requiring very short propagation delay times. In high-performance memory systems these decoders can be used to minimize the effects of system decoding. When employed with high-speed memories utilizing a fast-enable circuit the delay times of these decoders and the enable time of the memory are usually less than the typical access time of the memory. This means that the effective system delay introduced by the Schottky-clamped system decoder is negligible.

The 'LS138 and 'S138 decode one of eight lines dependent on the conditions at the three binary select inputs and the three enable inputs. Two active-low and one active-high enable inputs reduce the need for external gates or inverters when expanding. A 24-line decoder can be implemented without external inverters and a 32-line decoder requires only one inverter. An enable input can be used as a data input for demultiplexing applications.

The 'LS139 and 'S139 comprise two individual two-line-to-four-line decoders in a single package. The active-low enable input can be used as a data line in demultiplexing applications.


All of these decoders/demultiplexers feature fully buffered inputs each of which represents only one normalized Series 54LS/74LS load ('LS138, 'LS139) or one normalized Series 54S/74S load ('S138, 'S139) to its driving circuit. All inputs are clamped with high-performance Schottky diodes to suppress line-ringing and simplify system design. Series 54LS and 54S devices are characterized for operation over the full military temperature range of -55°C to 125°C; Series 74LS and 74S devices are characterized for 0°C to 70°C industrial systems.

SN54LS138, SN54S138 . . . J OR W PACKAGE  
SN74LS138, SN74S138 . . . J OR N PACKAGE  
(TOP VIEW)



positive logic: see function table

SN54LS139, SN54S139 . . . J OR W PACKAGE  
SN74LS139, SN74S139 . . . J OR N PACKAGE  
(TOP VIEW)




positive logic: see function table

7

## TYPES SN54LS138, SN54S138, SN54LS139, SN54S139 SN74LS138, SN74S138, SN74LS139, SN74S139 DECODERS/DEMULTIPLEXERS


functional block diagrams and logic



'LS138, 'S138  
FUNCTION TABLE

INPUTS			OUTPUTS									
ENABLE		SELECT										
G1	G2*	C	B	A	Y0	Y1	Y2	Y3	Y4	Y5	Y6	Y7
X	H	X	X	X	H	H	H	H	H	H	H	H
L	X	X	X	X	H	H	H	H	H	H	H	H
H	L	L	L	L	L	H	H	H	H	H	H	H
H	L	L	L	H	L	H	H	H	H	H	H	H
H	L	L	L	L	H	H	L	H	H	H	H	H
H	L	L	L	H	H	H	L	H	H	H	H	H
H	L	L	L	L	H	H	H	L	H	H	H	H
H	L	L	L	H	H	H	H	L	H	H	H	H
H	L	L	L	L	H	H	H	H	L	H	H	H
H	L	L	L	H	H	H	H	H	L	H	H	H
H	L	L	L	L	H	H	H	H	H	L	H	H
H	L	L	L	H	H	H	H	H	H	L	H	H

\*G2 = G2A + G2B  
H = high level, L = low level, X = irrelevant




'LS139, 'S139  
(EACH DECODER/DEMULTIPLEXER)  
FUNCTION TABLE

INPUTS			OUTPUTS				
ENABLE		SELECT					
G		B	A	Y0	Y1	Y2	Y3
H	X	X	X	H	H	H	H
L	L	L	L	L	H	H	H
L	L	L	H	H	L	H	H
L	L	L	L	H	H	L	H
L	L	L	H	H	H	L	H
L	L	L	L	H	H	H	L

H = high level, L = low level, X = irrelevant

schematics of inputs and outputs



## TYPES SN54LS138, SN54LS139, SN74LS138, SN74LS139, DECODERS/DEMULTIPLEXERS

REVISED DECEMBER 1980

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, $V_{CC}$ (see Note 1)	7 V
Input voltage	7 V
Operating free air temperature range	SN54LS138, SN54LS139 Circuits: -55°C to 125°C SN74LS138, SN74LS139 Circuits: 0°C to 70°C
Storage temperature range	-65°C to 150°C

NOTE 1: Voltage values are with respect to network ground terminal

recommended operating conditions

	SN54LS138 SN54LS139			SN74LS138 SN74LS139			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	
Supply voltage, $V_{CC}$	4.5	5	5.5	4.75	5	5.25	V
High-level output current, $I_{OH}$			-400			-400	$\mu$ A
Low-level output current, $I_{OL}$			4			8	mA
Operating free-air temperature, $T_A$	-55		125	0		70	C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS <sup>1</sup>	SN54LS138 SN54LS139		SN74LS138 SN74LS139		UNIT
		MIN	TYP <sup>2</sup> MAX	MIN	TYP <sup>2</sup> MAX	
$V_{IH}$ High-level input voltage		2		2		V
$V_{IL}$ Low-level input voltage			0.7		0.8	V
$V_{IK}$ Input clamp voltage	$V_{CC} = \text{MIN}, I_I = -18 \text{ mA}$		-1.5		-1.5	V
$V_{OH}$ High-level output voltage	$V_{CC} = \text{MIN}, V_{IH} = 2 \text{ V}, V_{IL} = V_{IL \text{ max}}, I_{OH} = -400 \mu\text{A}$	2.5	3.4	2.7	3.4	V
$V_{OL}$ Low-level output voltage	$V_{CC} = \text{MIN}, V_{IH} = 2 \text{ V}, V_{IL} = V_{IL \text{ max}}, I_{OL} = 4 \text{ mA}$ $I_{OL} = 8 \text{ mA}$		0.25 0.4		0.25 0.4 0.35 0.5	V
$I_I$ Input current at maximum input voltage	$V_{CC} = \text{MAX}, V_I = 7 \text{ V}$		0.1		0.1	mA
$I_{IH}$ High-level input current	$V_{CC} = \text{MAX}, V_I = 2.7 \text{ V}$		20		20	$\mu$ A
$I_{IL}$ Low-level input current	$V_{CC} = \text{MAX}, V_I = 0.4 \text{ V}$		-0.4		-0.4	mA
$I_{OS}$ Short circuit output current <sup>3</sup>	$V_{CC} = \text{MAX}$	<sup>1</sup> LS138	-20 -100	<sup>1</sup> LS138	-20 -100	mA
		<sup>1</sup> LS139	-6 -40	<sup>1</sup> LS139	-5 -42	
$I_{OS}$ Supply current	$V_{CC} = \text{MAX},$ Outputs enabled and open	<sup>1</sup> LS138	6.3 10	<sup>1</sup> LS138	6.3 10	mA
		<sup>1</sup> LS139	6.8 11	<sup>1</sup> LS139	6.8 11	

<sup>1</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type

<sup>2</sup> All typical values are at  $V_{CC} = 5 \text{ V}, T_A = 25^\circ \text{C}$

<sup>3</sup> Not more than one output should be shorted at a time

switching characteristics,  $V_{CC} = 5 \text{ V}, T_A = 25^\circ \text{C}$

PARAMETER <sup>1</sup>	FROM (INPUT)	TO (OUTPUT)	LEVELS OF DELAY	TEST CONDITIONS	SN54LS138 SN74LS138		SN54LS139 SN74LS139		UNIT
					MIN	TYP MAX	MIN	TYP MAX	
$t_{PLH}$	Binary Select	Any	2	$C_L = 15 \text{ pF},$ $R_L = 2 \text{ k}\Omega,$ See Note 2	13	20	13	20	ns
$t_{PHL}$					27	41	22	33	ns
$t_{PLH}$					18	27	18	29	ns
$t_{PHL}$	Enable	Any	2		26	39	25	38	ns
$t_{PLH}$					12	18	16	24	ns
$t_{PHL}$					21	32	21	32	ns
$t_{PLH}$			3		17	26			ns
$t_{PHL}$					25	38			ns

<sup>1</sup>  $t_{PLH}$   $\equiv$  propagation delay time, low to high-level output,  $t_{PHL}$   $\equiv$  propagation delay time, high to low level output

NOTE 2: Load circuits and waveforms are shown on page 3-11.

## TYPES SN54S138, SN54S139, SN74S138, SN74S139 DECODERS/DEMULTIPLEXERS

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, $V_{CC}$ (see Note 1)	7 V
Input voltage	5.5 V
Operating free-air temperature range: SN54S138, SN54S139 Circuits	-55°C to 125°C
SN74S138, SN74S139 Circuits	0°C to 70°C
Storage temperature range	-65°C to 150°C

NOTE 1: Voltage values are with respect to network ground terminal.

recommended operating conditions

	SN54S138 SN54S139			SN74S138 SN74S139			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	
Supply voltage, $V_{CC}$	4.5	5	5.5	4.75	5	5.25	V
High-level output current, $I_{OH}$			-1			-1	mA
Low-level output current, $I_{OL}$			20			20	mA
Operating free-air temperature, $T_A$	-55		125	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS†	SN54S138 SN74S138		SN54S139 SN74S139		UNIT
		MIN	TYP‡	MAX	MIN	
$V_{IH}$ High-level input voltage		2		2		V
$V_{IL}$ Low-level input voltage		0.8		0.8		V
$V_{IK}$ Input clamp voltage	$V_{CC} = \text{MIN.}$ $I_I = -18 \text{ mA}$	-1.2		-1.2		V
$V_{OH}$ High-level output voltage	$V_{CC} = \text{MIN.}$ $V_{IH} = 2 \text{ V.}$ $V_{IL} = 0.8 \text{ V.}$ $I_{OH} = -1 \text{ mA}$	SN54S‡ 2.5	3.4	SN54S‡ 2.5	3.4	V
$V_{OL}$ Low-level output voltage	$V_{CC} = \text{MIN.}$ $V_{IH} = 2 \text{ V.}$ $V_{IL} = 0.8 \text{ V.}$ $I_{OL} = 20 \text{ mA}$	0.5		0.5		V
$I_I$ Input current at maximum input voltage	$V_{CC} = \text{MAX.}$ $V_I = 5.5 \text{ V}$	1		1		mA
$I_{IH}$ High-level input current	$V_{CC} = \text{MAX.}$ $V_I = 2.7 \text{ V}$	50		50		µA
$I_{IL}$ Low-level input current	$V_{CC} = \text{MAX.}$ $V_I = 0.5 \text{ V}$	-2		-2		mA
$I_{OS}$ Short-circuit output current‡	$V_{CC} = \text{MAX.}$	-40	-100	-40	-100	mA
$I_{CC}$ Supply current	$V_{CC} = \text{MAX.}$ Outputs enabled and open	49	74	60	90	mA

† For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.

‡ All typical values are at  $V_{CC} = 5 \text{ V.}$   $T_A = 25^\circ \text{C}$

§ Not more than one output should be shorted at a time, and duration of the short circuit test should not exceed one second.

switching characteristics,  $V_{CC} = 5 \text{ V.}$   $T_A = 25^\circ \text{C}$

PARAMETER§	FROM (INPUT)	TO (OUTPUT)	LEVELS OF DELAY	TEST CONDITIONS	SN54S138, SN74S138			SN54S139 SN74S139			UNIT
					MIN	TYP	MAX	MIN	TYP	MAX	
$t_{PLH}$	Binary select	Any	2	$C_L = 15 \text{ pF.}$ $R_L = 280 \Omega.$ See Note 3	4.5	7		5	7.5		ns
$t_{PHL}$					7	10.5		6.5	10		
$t_{PLH}$			7.5		12		7	12		ns	
$t_{PHL}$			8		12		8	12			
$t_{PLH}$	Enable	Any	2		5	8		5	8		ns
$t_{PHL}$					7	11		6.5	10		
$t_{PLH}$			7		11		7	11		ns	
$t_{PHL}$			7		11		7	11			

§  $t_{PLH}$  = propagation delay time, low to high level output

§  $t_{PHL}$  = propagation delay time, high to low level output

NOTE 3: Load circuits and waveforms are shown on page 3-10.

**TEXAS INSTRUMENTS**  
INCORPORATED

POST OFFICE BOX 225012 • DALLAS, TEXAS 75265

7-137

## TYPES SN54LS240, SN54LS241, SN54LS244, SN54S240, SN54S241, SN74LS240, SN74LS241, SN74LS244, SN74S240, SN74S241 OCTAL BUFFERS AND LINE DRIVERS WITH 3-STATE OUTPUTS


	Typical	Typical	Typical Propagation		Typical	Typical Power	
	I <sub>OL</sub> (Sink Current)	I <sub>OH</sub> (Source Current)	Delay Times	Delay Times		Enable/ Disable Times	Dissipation (Enabled)
SN54LS*	12 mA	-12 mA	10.5 ns	12 ns	18 ns	130 mW	135 mW
SN74LS*	24 mA	-15 mA	10.5 ns	12 ns	18 ns	130 mW	135 mW
SN54S*	48 mA	-12 mA	4.5 ns	6 ns	9 ns	450 mW	538 mW
SN74S*	64 mA	-15 mA	4.5 ns	6 ns	9 ns	450 mW	538 mW

- 3-State Outputs Drive Bus Lines or Buffer Memory Address Registers
- P-N-P Inputs Reduce D-C Loading
- Hysteresis at Inputs Improves Noise Margins


### description

These octal buffers and line drivers are designed specifically to improve both the performance and density of three-state memory address drivers, clock drivers, and bus-oriented receivers and transmitters. The designer has a choice of selected combinations of inverting and noninverting outputs, symmetrical  $\bar{G}$  (active-low output control) inputs, and complementary  $G$  and  $\bar{G}$  inputs. These devices feature high fan-out, improved fan-in, and 400-mV noise-margin. The SN74LS\* and SN74S\* can be used to drive terminated lines down to 133 ohms.


### schematics of inputs and outputs




SN54LS240, SN54S240 ... J  
SN74LS240, SN74S240 ... J OR N  
(TOP VIEW)



SN54LS241, SN54S241 ... J  
SN74LS241, SN74S241 ... J OR N  
(TOP VIEW)



SN54LS244 ... J  
SN74LS244 ... J OR N  
(TOP VIEW)



6



**TYPES SN54LS240, SN54LS241, SN54LS244,  
SN74LS240, SN74LS241, SN74LS244  
BUFFERS AND LINE DRIVERS WITH 3-STATE OUTPUTS**

recommended operating conditions

PARAMETER	SN54LS <sup>1</sup>			SN74LS <sup>1</sup>			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	
Supply voltage, V <sub>CC</sub> (see Note 1)	4.5	5	5.5	4.75	5	5.25	V
High-level output current, I <sub>OH</sub>			-12			-15	mA
Low-level output current, I <sub>OL</sub>			12			24	mA
Operating free-air temperature, T <sub>A</sub>	-55		125	0		70	°C

NOTE 1 Voltage values are with respect to network ground terminal.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS <sup>†</sup>	SN54LS <sup>1</sup>			SN74LS <sup>1</sup>			UNIT	
		MIN	TYP <sup>‡</sup>	MAX	MIN	TYP <sup>‡</sup>	MAX		
V <sub>IH</sub> High-level input voltage		2			2			V	
V <sub>IL</sub> Low-level input voltage				0.7			0.8	V	
V <sub>IK</sub> Input clamp voltage	V <sub>CC</sub> = MIN, I <sub>I</sub> = -18 mA			-1.5			-1.5	V	
	Hysteresis (V <sub>T+</sub> - V <sub>T-</sub> )	V <sub>CC</sub> = MIN	0.2	0.4	0.2	0.4		V	
V <sub>OH</sub> High-level output voltage	V <sub>CC</sub> = MIN, V <sub>IH</sub> = 2 V, V <sub>IL</sub> = V <sub>IL max</sub> , I <sub>OH</sub> = -3 mA	2.4	3.4		2.4	3.4		V	
	V <sub>CC</sub> = MIN, V <sub>IH</sub> = 2 V, V <sub>IL</sub> = 0.5 V, I <sub>OH</sub> = MAX	2			2			V	
V <sub>OL</sub> Low-level output voltage	V <sub>CC</sub> = MIN, V <sub>IH</sub> = 2 V, V <sub>IL</sub> = V <sub>IL max</sub> , I <sub>OL</sub> = 12 mA			0.4			0.4	V	
	I <sub>OL</sub> = 24 mA						0.5	V	
I <sub>OZH</sub> Off-state output current, high-level voltage applied	V <sub>CC</sub> = MAX, V <sub>IH</sub> = 2 V, V <sub>OL</sub> = 2.7 V			20			20	μA	
I <sub>OZL</sub> Off-state output current, low-level voltage applied	V <sub>IL</sub> = V <sub>IL max</sub> , V <sub>O</sub> = 0.4 V			-20			-20	μA	
I <sub>I</sub> Input current at maximum input voltage	V <sub>CC</sub> = MAX, V <sub>I</sub> = 7 V			0.1			0.1	mA	
I <sub>IH</sub> High level input current, any input	V <sub>CC</sub> = MAX, V <sub>I</sub> = 2.7 V			20			20	μA	
I <sub>IL</sub> Low-level input current	V <sub>CC</sub> = MAX, V <sub>IL</sub> = 0.4 V			-0.2			-0.2	mA	
I <sub>OS</sub> Short-circuit output current <sup>¶</sup>	V <sub>CC</sub> = MAX	-40		-225	-40		-225	mA	
I <sub>CC</sub> Supply current	Outputs high	V <sub>CC</sub> = MAX	All	17	27	17	27	mA	
	Outputs low		'LS240	26	44	26	44		
	All outputs disabled	Outputs open		'LS241, 'LS244	27	46	27		46
				'LS240	29	50	29		50
			'LS241, 'LS244	32	54	32	54		

<sup>†</sup>For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

<sup>‡</sup>All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C.

<sup>¶</sup>Not more than one output should be shorted at a time, and duration of the short circuit should not exceed one second.

switching characteristics, V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C

PARAMETER	TEST CONDITIONS	'LS240			'LS241, 'LS244			UNIT
		MIN	TYP	MAX	MIN	TYP	MAX	
t <sub>PLH</sub> Propagation delay time, low-to-high-level output	C <sub>L</sub> = 45 pF, R <sub>L</sub> = 667 Ω, See Note 2	9	14		12	18		ns
t <sub>PHL</sub> Propagation delay time, high-to-low-level output		12	18		12	18		ns
t <sub>PZL</sub> Output enable time to low level	C <sub>L</sub> = 5 pF, R <sub>L</sub> = 667 Ω, See Note 2	20	30		20	30		ns
t <sub>PZH</sub> Output enable time to high level		15	23		15	23		ns
t <sub>PLZ</sub> Output disable time from low level		15	25		15	25		ns
t <sub>PHZ</sub> Output disable time from high level		10	18		10	18		ns

NOTE 2 Load circuit and voltage waveforms are shown on page 3 11.

## TYPES SN54S240, SN54S241, SN74S240, SN74S241 BUFFERS/LINE DRIVERS/LINE RECEIVERS WITH 3-STATE OUTPUTS

REVISED AUGUST 1979

### recommended operating conditions

PARAMETER	SN54S*			SN74S*			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	
Supply voltage, $V_{CC}$ (see Note 1)	4.5	5	5.5	4.75	5	5.25	V
High-level output current, $I_{OH}$			-12			-15	mA
Low-level output current, $I_{OL}$			48			64	mA
External resistance between any input or $V_{CC}$ and ground			40			40	k $\Omega$
Operating free-air temperature, $T_A$ (see Note 3)	-55		125	0		70	$^{\circ}$ C

- NOTES  
 1. Voltage values are with respect to network ground terminal.  
 2. An SN54S241J operating at free-air temperature above 116 $^{\circ}$ C requires a heat sink that provides a thermal resistance from case to free-air,  $R_{\theta CA}$ , of not more than 40 $^{\circ}$ C/W.

### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS†	'S240			'S241			UNIT	
		MIN	TYP‡	MAX	MIN	TYP‡	MAX		
$V_{IH}$ High-level input voltage		2			2			V	
$V_{IL}$ Low-level input voltage				0.8			0.8	V	
$V_{IK}$ Input clamp voltage	$V_{CC} = \text{MIN.}$ , $I_I = -18 \text{ mA}$			-1.2			-1.2	V	
Hysteresis ( $V_{T+} - V_{T-}$ )	$V_{CC} = \text{MIN.}$	0.2	0.4		0.2	0.4		V	
$V_{OH}$ High level output voltage	SN74S* $V_{CC} = \text{MIN.}$ , $V_{IH} = 2 \text{ V.}$ $V_{IL} = 0.8 \text{ V.}$ , $I_{OH} = -1 \text{ mA}$	2.7			2.7			V	
	SN54S* and SN74S* $V_{CC} = \text{MIN.}$ , $V_{IH} = 2 \text{ V.}$ $V_{IL} = 0.8 \text{ V.}$ , $I_{OH} = -3 \text{ mA}$	2.4	3.4		2.4	3.4		V	
	SN54S* and SN74S* $V_{CC} = \text{MIN.}$ , $V_{IH} = 2 \text{ V.}$ $V_{IL} = 0.5 \text{ V.}$ , $I_{OH} = \text{MAX}$	2			2			V	
$V_{OL}$ Low-level output voltage	$V_{CC} = \text{MIN.}$ , $V_{IH} = 2 \text{ V.}$ $V_{IL} = 0.8 \text{ V.}$ , $I_{OL} = \text{MAX}$			0.55			0.55	V	
$I_{OZH}$ Off-state output current, high level voltage applied	$V_{CC} = \text{MAX.}$ , $V_O = 2.4 \text{ V}$ $V_{IH} = 2 \text{ V.}$			50			50	$\mu$ A	
$I_{OZL}$ Off-state output current, low level voltage applied	$V_{CC} = \text{MAX.}$ , $V_O = 0.5 \text{ V}$ $V_{IL} = 0.8 \text{ V.}$			-50			-50	$\mu$ A	
$I_I$ Input current at maximum input voltage	$V_{CC} = \text{MAX.}$ , $V_I = 5.5 \text{ V}$			1			1	mA	
$I_{IH}$ High-level input current, any input	$V_{CC} = \text{MAX.}$ , $V_I = 2.7 \text{ V}$			50			50	$\mu$ A	
$I_{IL}$ Low-level input current	Any A			-400			-400	$\mu$ A	
	Any G			-2			-2	mA	
$I_{OS}$ Short-circuit output current*	$V_{CC} = \text{MAX.}$	-50		-225	-50		-225	mA	
$I_{CC}$ Supply current	Outputs high	$V_{CC} = \text{MAX.}$ Outputs open	SN54S*	80	123		95	147	mA
			SN74S*	80	135		95	160	
	SN54S*		100	145		120	170		
	SN74S*		100	150		120	180		
	SN54S*		100	145		120	170		
	SN74S*		100	150		120	180		

† For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.  
 ‡ All typical values are at  $V_{CC} = 5 \text{ V.}$ ,  $T_A = 25^{\circ}\text{C.}$

\* Not more than one output should be shorted at a time, and duration of the short-circuit should not exceed one second.

### switching characteristics, $V_{CC} = 5 \text{ V.}$ , $T_A = 25^{\circ}\text{C.}$

PARAMETER	TEST CONDITIONS	'S240			'S241			UNIT
		MIN	TYP	MAX	MIN	TYP	MAX	
$t_{PLH}$ Propagation delay time, low-to-high level output	$C_L = 50 \text{ pF.}$ $R_L = 90 \Omega.$ See Note 4	4.5		7	6		9	ns
$t_{PHL}$ Propagation delay time, high-to-low level output		4.5		7	6		9	ns
$t_{PZL}$ Output enable time to low level	$C_L = 5 \text{ pF.}$ $R_L = 90 \Omega.$ See Note 4	10		15	10		15	ns
$t_{PZH}$ Output enable time to high level		6.5		10	8		12	ns
$t_{PLZ}$ Output disable time from low level		10		15	10		15	ns
$t_{PHZ}$ Output disable time from high level		6		9	6		9	ns

NOTE 4 Load circuit and voltage waveforms are shown on page 3-10.

**TEXAS INSTRUMENTS**  
INCORPORATED

POST OFFICE BOX 225012 • DALLAS, TEXAS 75265

6-85